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Fig. 1: Functional diagram of the proposed linear voltage
regulator
ampliﬁer. In [3] the transient performance is enhanced by an
assisting ampliﬁer and the DC output level is stabilized by a
low bandwidth ampliﬁer in a parallel control loop.
The new design proposed in this work is based on a princi-
ple similar to [3], employing two control loops and an NMOS
pass transistor conﬁgured as a source follower (SF). Refer
to Fig. 1 for the circuit diagram of the proposed regulator.
The design speciﬁcations target the following parameters. The
regulator is supplied by voltage of 3.3 V and an outputs a
voltage of 1.8 V. The regulator can source an IL of 0-50 mA
which can be stepped with a 1 μs rise -and fall time. The
output voltage undershoots less than 200 mV during current
step load and the circuit consumes less than 100 μA without
load. A CL of 1 pF or less will not cause ripple on the output.
The design is intended for small products like hearing aids.
All transistors in the circuit are 5 V MOSFETs.
II. CIRCUIT DESCRIPTION
The fast loop consists of a common source (CS) ampliﬁer,
Q2 and Q3, driving the pass transistor Q1. The current source
Q3 is controlled by the slow loop comprising the operational
ampliﬁer. The proposed design does not contain any large pas-
sive devices and has a low count of transistors. Consequently
the simplicity allows for easy and space efﬁcient implementa-
tion, yet demonstrating good performance. CL depicts the load
capacitance The following sections describe the two control
loops in detail. A full circuit diagram is depicted on Fig. 2.
Abstract—A 1.8 V capacitor-free linear regulator with fast 
transient response based on a new topology with a fast and slow 
regulation loop is presented. The design has been laid out and 
simulated in a 0.18 μm CMOS process. The design has a low 
component count and is tailored for system-on-chip integration. 
A current step load from 0-50 mA with a rise time of 1 μs results 
in an undershoot in the output voltage of 140 mV for a period 
of 39 ns. The regulator sources up to 50 mA current load.
I. INTRODUCTION
In contemporary low power CMOS integrated circuits, 
multiple supply voltages are often a necessity for optimizing 
chip area and power efﬁciency. Linear regulators excel at 
providing low output noise and less electromagnetic emission 
compared to switching mode regulators. Opposed to switching 
regulators, linear regulators do not require external inductors 
and are generally less space consuming. Despite a lower 
power efﬁciency, linear regulators can be designed to draw a 
noticeably low quiescent current, i.e. the sum of bias currents 
during unloaded conditions, since these designs do not depend 
on a minimum duty cycle. This is advantageous for handheld 
systems where most energy is consumed in stand-by mode [1].
Due to a ﬁnite bandwidth of linear regulators, conventional 
designs require a high value buffer capacitor, frequently situ-
ated off-chip [2]. In portable devices with strict requirements 
on space consumption, such as hearing aids or cell phones, 
usage of discrete components must be minimized. This has 
lead to the development of numerous capacitor-free regulator 
topologies [3]–[5]. The external capacitor ensures stability and 
acts as a supply for the frequency components of the current 
load, IL, outside the bandwidth of the regulator. With fast 
changing current loads an exclusion of the capacitor will lead 
to large voltage drops on the output and a longer duration of 
transient recovery, i.e. rise time, TR.
One approach of avoiding this large capacitor is by emu-
lating the capacitance using an internal operational ampliﬁer-
based active circuit as done in [4]. However, the design is 
rather complex and utilizes a low dropout methodology with a 
PMOS pass transistor. Considering the lower charge carrier 
mobility in most PMOS devices, more area is consumed 
compared to an NMOS with the same drain current. This 
increases the gate capacitance and leads to a longer TR. 
Another approach is to increase the bandwidth of the control 
loop to a level where the regulator is able to compensate 
for the fast changing current loads [3]. This is achieved by 
controlling the pass transistor with a simple single stage error
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Fig. 2: Full schematic of the proposed linear regulator
A. Fast Loop
By assuming the fast loop constitutes an underdamped
system, the gain bandwidth product (GBWP) of the open loop
gain will be inversely proportional to TR. The open loop starts
at the gate of Q2 and ends at the source of Q1 Based on the
former assumption, an uncompensated error ampliﬁer with a
maximized GBWP/ID can be employed in order to exploit
most of the quiescent current for control speed. ID is the drain
current, here spent in the gain stage of the ampliﬁer.
AOL(s) =
(
gm2RcsR
′
L
R′L + 1/gm1
) (1 + sωz
)
(
1 + sωp1
)(
1 + sωp2
) (1)
where R′L = (R1 +R2)||rds1||(1/gs1)
ωp1 =
(1/Rcs)(gm1 + 1/R
′
L)
C ′L/Rcs + C1(gm1 + 1/Rcs) + Cgs1/R
′
L
(2)
ωp2 =
C ′L/Rcs + C1(gm1 + 1/Rcs) + Cgs1/R
′
L
Cgs1C ′L + C1(Cgs1 + C
′
L)
(3)
ωz = gm1/Cgs1 (4)
The open loop transfer function, AOL(s), is described in
(1) where Rcs is the output resistance of the CS stage, C ′L
is CL plus the source-bulk capacitance of Q1, Cgs1 is the
gate-source capacitance and C1 is the gate-bulk and gate-drain
capacitance of Q1. rds1 is the output resistance and gs1 is the
body transconductance of Q1.
Since the CS stage delivers the gain of fast loop the
transconductance of Q2, gm2, must be maximized to achieve
the greatest GBWP. Correspondingly R1 and R2 are used
to decrease the gate voltage of Q2 and thereby drive it into
moderate inversion for a higher gm. These resistors also bias
Q1. The optimum current distribution in the CS and SF, that
resulted in the shortest TR, was found empirically. The gate-
source voltage of Q1, Vgs1, becomes considerably large at
maximum IL. The body effect additionally increases Vgs1, so
Q1 must have a very high W/L to keep Q3 in saturation. This
vast device area introduces substantial parasitic capacitances
in Q1 which will dominate the frequency response of the
fast loop in terms of C1 and Cgs1. To minimize TR, the
dimensions of Q1 must therefore be kept as low as the effective
voltage, Veff , of Q3 allows it. At maximum IL the drain-
source voltage of Q3 will be at its minimum and will be the
limiting factor when choosing the supply voltage. However, if a
slightly lower voltage domain is available, it can be connected
to the drain of Q1. In that way the power dissipated in Q1
can be signiﬁcantly reduced without sacriﬁcing performance.
Another limiting factor is the load capacitance. As seen in
(2) and (3), greater values of CL will push the poles down
in frequency and potentially closer together, and therefore at
some point compromise the system stability. This signiﬁcantly
determines the maximum amount of devices that the linear
regulator can supply.
The loop gain of the fast loop is deﬁned as L(s) =
AOL(s)
R2
R1
. When current step loads are applied, ringing can
occur on the output of the regulator due to insufﬁcient phase
margin of the loop response. Therefore it is desirable to keep
the phase margin of L(s) above 75 degrees at maximum
expected load capacitance.
B. Slow Loop
The role of the slow loop is to control the gate voltage of
Q3 and thereby stabilize the DC level at Vout. The well known
Miller compensated, two stage operational ampliﬁer (opamp)
has been utilized for this function. Transistor Q11 to Q18 and
CC constitute the opamp. The slow loop starts at the gate of
Q12, then goes through the opamp, from gate to the source of
Q3 and then from the gate to the source of Q1.
In order not to degrade the frequency response of the fast
loop, this opamp has a unity gain frequency approximately
two decades below the one of the fast loop; wherefore the
opamp does only require a minimal bias current. When greater
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Fig. 4: Transient response with closed slow and fast loop, simulation with and without extracted parasitics
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(a) Frequency response of the operational ampliﬁer, the common
source stage (Q3 isolated from the opamp) and the source follower
stage, all without extracted parasitics. CL = 0 and IL = 0
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Fig. 3: Simulation results of the proposed linear regulator
steps in IL occur the opamp must be able to drive the gate
of Q3 without slewing the transient. Therefore, the common
source stage of the opamp must provide a sufﬁciently large
drain current of Q16, ID16. The required ID16 can be reduced
by choosing a lower W/L for Q3 to reduce the parasitic
capacitance related to the gate. A shorter channel length of Q3
will reduce Rcs and thereby decrease ωp1 which will lead to a
lower GBWP. Chosing W3/L3 is consequently a compromise
between GBWP of the CS stage, Vgs of Q3, which also dictates
W1/L1, and ﬁnally the necessary ID16 to reduce slewing.
The design compromises of the slow and fast loop dis-
cussed above lead to the device dimensions and drain currents
presented in Table I. A value of 300 fF was chosen for CC .
III. SIMULATION RESULTS
The proposed capacitor-free linear voltage regulator has
been implemented on schematic and layout level in a 0.18
μm CMOS process. The presented results are from the typical
temperature and process corner. The most advantageous bias
current distribution has been ﬁne tuned by simulation to yield
the fastest TR. As a result, 82.2 μA is distributed to the CS
stage, 10 μA to the SF stage and 5.8 μA to the opamp, giving
a total quiescent current consumption of 98.4 μA.
The layout is presented in Fig. 4 and has been designed for
optimized chip area and measures 150 μm x 42 μm. Common
centroid matching and dummy devices have been used where
necessary and possible. Due to the extremely low W/L of
the devices in the opamp, it has not been possible to use unit
transistors in the design. The enormous transistor in the left
part is Q1 with dimensions 3000μm/0.7μm.
TABLE I: Device dimensions and drain current
Device Width [μm] Length [μm] Iquiescent [μA]
Q1 3000 0.7 10
Q2 84 0.7 82.2
Q3 140 0.6 82.2
Q11,12 1 1 0.075
Q13,14 0.5 4 0.075
Q15 0.5 1 0.15
Q16 30 1 5.5
Q17 5 1 5.5
Q18 0.5 1 0.15
Fig. 4: Screenshot of the layout of the proposed linear regulator
Post-layout simulation has been performed to account for
parasitic components in the layout. The frequency responses
of the individual circuit segments and the closed loop gain
are depicted on Figs. 3a and 3b. It appears that loading
the linear regulator by 20 pF will result in an underdamped
response due to a phase margin of around 30 degrees. A
transient analysis has been performed on schematic and the
post-simulated layout level. The circuit was tested with a
current step load of 0-50 mA with a rise -and fall time of
1 μs. The transient performance is showed on Fig. 4. When
simulating with the extracted parasitics, the transient response
exhibit a larger and longer voltage drop during transitions
in the current step load. This drop might be caused by the
capacitance between the metal layers and poly covering the
large drain-source and gate area of Q1 respectively. It should
be noted that the size of the current step represents a worst
case scenario. Under typical circumstances smaller load steps
are expected. When a 20 pF load is applied, oscillations occur
during step down of IL. Referring to Fig. 3b, this response
is expected due to the low phase margin. The oscillations
only occur during load stepdown because gm1 decreases with
the current in Q1 and thereby moves ωp2 down in frequency
according to (3). A higher immunity to CL is conclusively
obtained with a greater gm1. A TR of 39 ns is obtained from
the schematic level simulations. When simulating with the
extracted parasitics included TR increases to 1.158 μs. This is a
signiﬁcant difference that indicates layout improvements could
better the performance. The voltage undershoot is 140 mV for
the schematic and 160 mV for the layout. If the duration of the
load step is reduced to 10 ns, a TR of 20.4 ns is obtained with
a 640 mV undershoot on schematic level. Simulations showed
that rise times of the load step greater than 1 μs would result
in even lower undershoot voltages.
IV. DISCUSSION
The presented theory and results of the proposed linear
voltage regulator show that an bulky external capacitor can be
replaced by a fast control loop. Due to the sensitivity to larger
load capacitances, the regulator should supply internal circuitry
only. The chip area of the proposed design is fairly small when
comparing to the other designs in Table II. Also the design is
simple to implement, which makes it ideal for a system-on-
chip designs. The simulation results from the schematic level
and extracted layout simulations of the proposed design are
summarized in Table II for comparison with other designs.
A ﬁgure of merit (FOM) from [1] is used for standardized
comparison and appears in (5). As seen, (5) focuses on how
TABLE II: Comparison with other designs
[1] [4] [3] This workSchematic Layout
Active area 0.0040 mm2 - 0.08 mm2 - 0.0093 mm2
Supply 1.2 V - 1.8 V/3.6 V 3.3 V 3.3 V
Output 0.9 V 2.5 V 1.2 V 1.8 V 1.8 V
Iquiescent 6 mA 80 uA 132 uA 98.4 uA 98.3 uA
Imax 100 mA 100 mA 200 mA 50 mA 50 mA
IL Rise time 100 ps 10 us 1 us 1 us 1 us
TR 0.54 ns 15 us 200 ns 39 ns 1.16 μs
Undershoot 90 mV 60 mV 16 mV 140 mV 160 mV
FOM 0.032 ns 11.2 ns 0.132 ns 0.077 ns 2.281 ns
Decoupling 0.6 nF - - - -
fast a system can be made with a certain current efﬁciency.
The smaller the FOM, the better the regulator.
FOM = TR
Iquiescent
IL,max
(5)
The chip area consumed by this design is considerably smaller
than [3] and comparable with [1]. Assuming the layout was
optimized and matched the performance on schematic level,
the results of this work show a promising performance in
terms of FOM compared to [4] and [3]. This topology can
also be designed to drive greater capacitive loads which can
be achieved by increasing the current in Q1 for a higher gm1.
V. CONCLUSION
A new capacitor-free linear voltage regulator utilizing
multi-loop control, suited for small system-on-chip applica-
tions, was designed. With its fast transient performance it
demonstrated results comparable to or better than other similar
designs from the literature. Simulation results showed that an
undershoot of 140 mV with a rise time of 39 ns occured when
a 1 μs load transient variation from 0-50 mA was applied.
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